Chip Log
Margin notes from a career in SoC/ASIC engineering
By Subbu
· Launched 8 months ago
Subscribe
By subscribing, I agree to Substack’s
Terms of Use
and acknowledge its
Information Collection Notice
and
Privacy Policy
No thanks
Subscribe
Sign in
Home
Notes
systemverilog.io
Archive
About
Share
Copy link
Facebook
Email
Notes
More
This site requires JavaScript to run correctly. Please
turn on JavaScript
or unblock scripts